# ETA6005



# 2.5A, 3MHz Switching Charger with Dynamic Power Path Management

### DESCRIPTION

ETAGOD5 is a switching Li-lon battery charger with dynamic power-path control and input current limiting. When a battery is connected, depending on the battery voltage, the DC-DC switching regulator either pre-conditions, fast-charges the battery or just regulates a system voltage (V<sub>SYS</sub>) to a preset voltage. It does not require an external sense resistor for current sensing. The charging current is determined by programming ISET1 or ISET2 pin, depending on the state of the USB\_DET. If USB\_DET is low, indicating a valid AC adapter input is present, the charge current is set by ISET1; otherwise, it is set by ISET2. When the battery voltage reaches the termination voltage i.e. 4.35V, the charging path disconnects SYS to BATT. The ETAGOD5 also includes a dynamic power path when the SYS load current exceeds current limit of the DCDC regulator internally set, the SYS voltage falls below V<sub>BATT</sub>, ETAGOD5 turns on the power-path to supplement the system load through the battery.

# FEATURES

- Switching Charger with Power Path Management
- Up to 95% DC-DC Efficiency
- 50mΩ Power Path MOSFET
- Up to 2.5A Max charging current
- Instant on with a dead Battery or no Battery
- No battery detection
- No External Sense resistor
- Programmable USB and AC IN Charging Current

# APPLICATIONS

- Tablet, MID
- Smart Phone
- Power Bank

# ORDERING INFORMATION

PART	PACKAGE PIN	TOP MARK	
ETA6005Q3Q	QFN3X3-16	ETA6005 - Product Number	
		YWWPL - Date Code	

# TYPICAL APPLICATIO



2A Switching Charger with Dynamic Power Path



#### PIN CONFIGURATION



#### ABSOLUTEMAXIMUM RATINGS

### ELECTRICAL CHACRACTERISTICS

( $V_{\text{IN}}$  = 5V, unless otherwise specified. Typical values are at TA = 25oC.)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
IN INPUT					•
INPUT Range		4.4		5.5	V
INPUT UVLO	Rising, Hys=500mV		3.9		V
	Switcher Enable, Switching		5		mA
INPUT Operating Current	Switcher Enable, No Switching		70		μA
BATT to INPUT leakage Current	Input Floating		0	5	μA
Vhold	When VIN drop to Vhold , then reduce DC-DC current limit	4.6		۷	
DC-DC and SYS OUTPUT					
VSYSMIN I <sub>SYS</sub> =1A, Default			3.6		V
VSYSMAX			4.7		V
Load Regulation			40		mV/A
Line Regulation	V <sub>IN</sub> =4.75 to 5.25V	25V 0.04			%/V

www.ETAsolution.com

Outperform with Efficiency

# En EIA Solutions

		_		
<b>F</b> 1	ΓΛ	<b>D</b>	וח	٦Г
ЪI		h		15
LI	IA	U	υı	טנ

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Switching Frequency			3		MHz
Max duty		100			%
HIGHSIDE MOS RDSON	I <sub>SW</sub> =500mA		100		mΩ
LOWSIDE MOS RDSON	lsw =500mA		60		mΩ
HIGHSIDE Current limit			3.5		Α
SA2 NAFO	Falling, Hys=200mV		2.25		٧
Thermal Shutdown	Rising, Hys=30°C		160		<u></u> ۲
POWER PATH Management					
BATT TO SYS RDSON			50		mΩ
BATTERY CHARGER					
Battery CV voltage	I <sub>BAT</sub> =OmA, default	4.307	4.35	4.393	٧
Charger Restart Threshold	From DONE to FastCharge		-150		тV
Battery Pre-condition Voltage	VBAT Rising Hys=180mV		2.9		٧
Pre-Condition Charge Current			100		mA
AC Fast Charge Current	RISETI =5000, USB_DET= low Icharge=1V*1000/RISETI		2		A
USB Charge Current	RISET2 =2KΩ, USB_DET= high Icharge=1V*1000/RISET2		0.5		A
Pre-condition Timer			120		min
Fast-Charge Timer			960		min
THERMISTOR MONITOR		•			
NTC Threshold, Cold	Charger Suspended		76.5		%Vin
NTC Threshold, Hot	Charger Suspended		35		%Vin
NTC Threshold Hysteresis			1.5		%V <sub>IN</sub>
NTC Disable Threshold			100		тV
NTC Input Leakage			0		μA
LOGIC INPUT, STATS					
ENB Logic Input High		1.6			V
ENB Logic Input Low				0.3	V
STAT Output Low Voltage	Istats=10mA			0.2	V

# PIN DESCRIPTION

PIN #	NAME	DESCRIPTION
1,15 SYS		System Voltage Pin. It is also the Switching regulator's output pin. Connect an inductor and
د دا,ا	دەد	capacitor to form the output filter
2	IN	Input pin. Can be connected to an AC adaptor or a USB charger output. Bypass with a $10\mu$ F
2	IN	capacitor each to GND and PGND
3,4	SW	Switching node of the Switching Regulator. Connect a 1 $\mu$ H to 2.2 $\mu$ H inductor from this pin to
۵,4	711	SAZ
5	PGND	Power Ground. Bypass with a 10 $\mu$ F capacitor to IN with a shortest possible trace

www.ETAsolution.com

Outperform with Efficiency

# ETA6005



PIN #	NAME	DESCRIPTION		
6 ENB		Active Low Enable pin. Tie this pin low to enable the Charging, tie high to disable Charging, while		
U	LINU	still keeping powerpath from BATT to SYS		
7	NTC	Thermistor input		
8,10	GND	Analog Ground Pin. Bypass with a 10 $\mu$ F capacitor to IN		
9	STATS	Status pin for Charging status indications. An open drain device capable of driving 10mA current		
	ISET1	AC Fast Charge Current set pin for AC input. Connecting a Resistor between ISET1 to GND This		
	IJULII	sets the fast charge current value for AC adapter when USB_DET is low.		
12	ISET2	USB Charge Current set pin for USB input. Connecting a Resistor between ISET2 to GND This		
		sets the charge current value for USB input when USB_DET is high.		
		Charge current selecting input. Pull this pin low if an AC adapter is connected and select fast		
13	USB_DET	charging current to be set by ISETI. And set this pin high if a USB input is connected and select		
		USB charging current to be set by ISET2. It is default low.		
14,16	BATT	Battery pin. Connect a Battery to this pin		

# TYPICAL CHARACTERISTICS

(Typical values are at  $T_A = 25^{\circ}C$  unless otherwise specified.)



**Outperform with Efficiency** 



# TYPICAL CHARACTERISTICS

(Typical values are at  $T_{\text{A}}=25^{\circ}\text{C}$  unless otherwise specified.)



#### **Battery Pulled During Charging**





Vsys Load Step Into Reduce Charging





















# ETA6005



# TYPICAL APPLICATION



2A Switching Charger with Dynamic Power Path with OVP protection and Charge Enable

# **PCB GUIDELINE**

PCB layout cautions of ETA6005 is shown below. The input capacitor (Cin) between Vin (Pin2) and PGND (Pin5) is always to be placed closest to the IC. SW wire can be laid through the gap between the 2 Cin terminals. It can go underneath the Cin. For all pins that needs to shorted to GND, please connect them to GND (Pin10), not to PGND (Pin5). A real PCB layout example is also listed below for reference.



www.ETAsolution.com

Outperform with Efficiency

6

**Proprietary Information DO NOT Distribute** 

# ETAGOOS



# PACKAGE OUTLINE

C

D

LASER MARK PIN 1 I.D.

ш



#### COMMON DIMENSIONS (UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	NOM	MAX	
A	0.70	0.75	0.80	
A1	0	0.02	0.05	
A3	0.20REF			
b	0.20	0.25	0.30	
D	2.90	3.00	3.10	
E	2.90	3.00	3.10	
D2	1.55	1.65	1.75	
E2	1.55	1.65	1.75	
е	0.40	0.50	0.60	
К	0.20	-	-	
L	0.35	0.40	0.45	
R	0.09	-	-	



NOTE: ALL DIMENSIONS REFER TO JEDEC STANDRAD MO-220 WEED-4.