

Tiny PMU with 3 channels of 1.5A Synchronous Bucks

DESCRIPTION

The ETA9338 is a Power Management Unit (PMU) with 3 channels of high-efficiency, DC-to-DC step-down switching regulator, capable of delivering up to 1.5A of output current. The devices operate from an input voltage range of 2.6V to 5.5V and provide output voltages from 0.6V to VIN, making the ETA9338 ideal for low voltage power conversions. Running at a fixed frequency of 1.5MHz allows the use of small inductance value and low DCR inductors, thereby achieving higher efficiencies. Other external components, such as ceramic input and output caps, can also be small due to higher switching frequency, while maintaining exceptional low noise output voltages. Built-in EMI reduction circuitry makes this converter ideal power supply for RF applications. Internal soft-start control circuitry reduces inrush current. Short-circuit and thermal-overload protection improves design reliability.

ETA9338 is housed in a tiny DFN3x3-12L package

FEATURES

- ◆ Up to 96% Efficiency
- ◆ Up to 1A Max Output Current
- ◆ 1.5MHz Frequency
- ◆ Light Load operation
- ◆ Internal Compensation
- ◆ Tiny DFN3x3-12L Package


APPLICATIONS

- IP CAM, Security CAM
- MIDs, Tablet PC
- Set Top Boxes
- USB ports/Hubs
- Other Battery Powered Devices


ORDERING INFORMATION

PART #	PACKAGE PIN	TOP MARK
ETA9338D3M	DFN3X3-12	ETA9338 YWW2L

TYPICAL APPLICATION



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

INs, SWs, FBs, ENs Voltage	-0.3V to 6.5V
SWs to ground current	Internally limited
Maximum Power Dissipation.....	1200mW
Operating Temperature Range	-40°C to 85°C
Storage Temperature Range	-55°C to 150°
Thermal Resistance	θ_{JC} θ_{JA}
QFN3X3-12.....	3..... 48 °C/W
Lead Temperature (Soldering, 10ssec)	260°C
ESD HBM (Human Body Mode)	2KV
ESD MM (Machine Mode)	200V

ELECTRICAL CHARACTERISTICS for each single channel

($V_{IN} = 3.6V$, unless otherwise specified. Typical values are at $T_A = 25^\circ C$.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Range		2.6		5.5	V
Input UVLO	Rising, Hysteresis=90mV		2.31	2.45	V
Input Supply Current	$V_{FB} = 0.65V$		40	70	μA
Input Shutdown Current				1	μA
FB Feedback Voltage	$V_{IN} = 2.5$ to $5V$	0.588	0.6	0.612	V
FB Input Current			0.01		μA
Output Voltage Range		0.6		V_{IN}	V
Load Regulation	$V_{OUT} = 1.8V$, I_{OUT} From 0.2A to 0.4A		0.1		%
Line Regulation	$V_{IN} = 2.7$ to $5.5V$		0.2		%/V
Switching Frequency			1.5		MHz
NMOS Switch On Resistance	$I_{SW} = 200mA$		200		$m\Omega$
PMOS Switch On Resistance	$I_{SW} = 200mA$		280		$m\Omega$
PMOS Switch Current Limit		1.5			A
SW Leakage Current	$V_{IN} = 5.5V, V_{SW} = 0$ or $5.5V, EN = GND$			10	μA
EN Input Current				1	μA
EN Input Low Voltage		0.4			V
EN Input High Voltage				1.5	V


PIN DESCRIPTION


PIN #	NAME	DESCRIPTION
1	EN3	Enable pin for the channel 3. Drive this pin to high to enable the part, low to disable.
2	FB3	Feedback Input of Channel 3. Connect an external resistor divider from the V_{out3} to FB3 and GND to set the output to a voltage between 0.6V and V_{IN3}

PIN #	NAME	DESCRIPTION
3	FB2	Feedback Input of Channel 2. Connect an external resistor divider from the Vout2 to FB2 and GND to set the output to a voltage between 0.6V and VIN2
4	EN2	Enable pin for the Channel 2. Drive this pin to high to enable the part, low to disable.
5	FBI	Feedback Input of Channel 1. Connect an external resistor divider from the Vout1 to FBI and GND to set the output to a voltage between 0.6V and VIN1
6	EN1	Enable pin for the IC. Drive this pin to high to enable the part, low to disable.
7	VIN1	Supply Voltage of Channel 1. Bypass with a 10 μ F ceramic capacitor to GND
8	SW1	Inductor Connection of Channel 1. Connect an inductor Between SW1 and Vout1.
9	VIN2	Supply Voltage of Channel 2. Bypass with a 10 μ F ceramic capacitor to GND
10	SW2	Inductor Connection of Channel 2. Connect an inductor Between SW2 and Vout2.
11	VIN3	Supply Voltage of Channel 3. Bypass with a 10 μ F ceramic capacitor to GND
12	SW3	Inductor Connection of Channel 3. Connect an inductor Between SW3 and Vout3.
13 Thermal Pad	GND	Ground

TYPICAL CHARACTERISTICS for each single channel

(Typical values are at TA = 25°C unless otherwise specified.)





FUNCTION DESCRIPTION

The ETA9338 is a small, simple, PMU with 3 channels of synchronous buck with each channel capable of delivering up to 1.5A of output current. The device operates in pulse-width modulation (PWM) at 1.5MHz from a 2.6V to 5.5V input voltage and provides an output voltage from 0.6V to V_{IN} , making the ETA9338 ideal for on-board post-regulation applications. An internal synchronous rectifier improves efficiency and eliminates the typical Schottky free-wheeling diode. Using the on resistance of the internal high-side MOSFET to sense switching currents eliminates current-sense resistors, further improving efficiency and cost.

Loop Operation

ETA9338 uses a PWM current-mode control scheme. An open-loop comparator compares the integrated voltage-feedback signal against the sum of the amplified current-sense signal and the slope compensation ramp. At each rising edge of the internal clock, the internal high-side MOSFET turns on until the PWM comparator terminates the on cycle. During this on-time, current ramps up through the inductor, sourcing current to the output and storing energy in the inductor. The current mode feedback system regulates the peak inductor current as a function of the output voltage error signal. During the off cycle, the internal high-side P-channel MOSFET turns off, and the internal low-side N-channel MOSFET turns on. The inductor releases the stored energy as its current ramps down while still providing current to the output.

Current Sense

An internal current-sense amplifier senses the current through the high-side MOSFET during on time and produces a proportional current signal, which is used to sum with the slope compensation signal. The summed signal then is compared with the error amplifier output by the PWM comparator to terminate the on cycle.

Current Limit

There is a cycle-by-cycle current limit on the high-side MOSFET. When the current flowing out of SW exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. ETA9338 utilizes a frequency fold-back mode to prevent overheating during short-circuit output conditions. The device enters frequency fold-back mode when the FB voltage drops below 200mV, limiting the current to I_{PEAK} and reducing power dissipation. Normal operation resumes upon removal of the short-circuit condition.

Soft-start

ETA9338 has an internal soft-start circuitry to reduce supply inrush current during startup conditions. When the device exits under-voltage lockout (UVLO), shutdown mode, or restarts following a thermal-overload event, the I soft-start circuitry slowly ramps up current available at SW.

UVLO and Thermal Shutdown

If I_N drops below 2.4V, the UVLO circuit inhibits switching. Once I_N rises above 2.6V, the UVLO clears, and the soft-start sequence activates. Thermal-overload protection limits total power dissipation in the device. When the junction temperature exceeds $T_J = +160^\circ\text{C}$, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 15°C , resulting in a pulsed output during continuous overload conditions. Following a thermal-shutdown condition, the soft-start sequence begins.

DESIGN PROCEDURE

Setting Output Voltages

Output voltages are set by external resistors. The FB threshold is 0.6V.

$$R_{TOP} = R_{BOTTOM} \times [(V_{OUT} / 0.6) - 1]$$

Input Capacitor and Output Capacitor Selection

The input capacitor in a DC-to-DC converter reduces current peaks drawn from the battery or other input power source and reduces switching noise in the controller. The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency switching currents do not pass through the input source. Input ripple with a ceramic capacitor is approximately as follows:

$$V_{\text{RIPPLE}} = I_{L(\text{PEAK})} [1 / (2\pi \times f_{\text{OSC}} \times C_{\text{IN}})]$$

If the capacitor has significant ESR, the output ripple component due to capacitor ESR is as follows:

$$V_{\text{RIPPLE(ESR)}} = I_{L(\text{PEAK})} \times \text{ESR}$$


The output capacitor keeps output ripple small and ensures control-loop stability. The output capacitor must also have low impedance at the switching frequency. Ceramic, polymer, and tantalum capacitors are suitable, with ceramic exhibiting the lowest ESR and high-frequency impedance.

Inductor Selection

A reasonable inductor value (L_{IDEAL}) can be derived from the following:

$$L_{\text{IDEAL}} = [2(V_{\text{IN}}) \times D(1 - D)] / I_{\text{OUT}} \times f_{\text{OSC}}$$

BLOCK DIAGRAM for each single channel



PCB LAYOUT GUIDE


PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance.

If change is necessary, please follow these guidelines and take Figure for reference.

- 1) Keep the path of switching current short and minimize the loop area formed by input cap, high-side MOSFET and low-side MOSFET.
- 2) Bypass ceramic capacitors are always to be placed closest to the VINs pin and GND by direct trace without vias.
- 3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Rout SW away from sensitive analog areas such as FB.
- 5) Connect VINs, SWs, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.

PACKAGE OUTLINE

DFN3x3-12 PACKAGE OUTLINE AND DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700/0.800	0.800/0.900	0.028/0.031	0.031/0.035
A1	0.000	0.050	0.000	0.002
A3	0.203REF.		0.008REF.	
D	2.924	3.076	0.115	0.121
E	2.924	3.076	0.115	0.121
D1	2.450	2.650	0.096	0.104
E1	1.500	1.700	0.059	0.067
k	0.200MIN.		0.008MIN.	
b	0.150	0.250	0.006	0.010
e	0.450TYP.		0.018TYP.	
L	0.324	0.476	0.013	0.019